**S. Y. B. Tech (EE)**

**Trimester: IV Subject:** Analog and Digital Integrated Circuits

**Name: Shreerang Mhatre Class: SY B.Tech Electrical and Computer**

**Roll No: 29 Batch: A2**

**Experiment No: 10**

|  |  |
| --- | --- |
| **Marks** | **Teachers Signature with Date** |
|  |  |
|  |

**Name of the Experiment**: Design and implement Sequence Detector.

**Performed on: 1/12/22**

**Submitted on: 3/12/22**

**Aim: Design and implement Sequence Detector.**

Design a sequence detector to detect the bit sequence of ..110…using Mealy and Moore Machine.

**Prerequisite:**

* Concept of Synchronous sequential Circuits
* Basics of Finite State Machines

**Objectives:**

* Tolearn and designFinite State Machines
* To design and implementSequence Detector

**Components and equipment required:**

Digital trainer kit, Connecting probes, ICs 7476 and logic gates ICs like 74LS08 etc.

**Theory:**

**Finite State Machines:**

The clocked sequential circuit is synchronous circuit. In clocked synchronous circuit, the flip-flops are the basic elements. All the flip-flops those are used in circuit are clocked simultaneously. The next state of clocked synchronous circuits depends on present input (s) and present state of clocked circuits. The output of clocked synchronous circuit may or may not be function of present input; therefore the clocked synchronous circuits are classified into two types such as 1) Moore circuit and 2) Mealy circuit.Sequential Circuits with finite number of states are called as Finite State Machines (FSM)

**Moore Machines:**

A finite state machine, whose output is a function of the present state only. Moore model requires more number of states for implementing the function.




Figure 6.1: Moore Machine general Block Diagram

**Mealy Circuit:**

A finite state machine, whose output is a function of the present state and the present input. It requires less number of states for implementing the function.




Figure 6.2: Melay Machine general Block Diagram

**Sequence detector:**

A sequence detector is a sequential state machine that takes an input string of bits and generates an output 1 whenever the target sequence has been detected. In a Mealy machine, output depends on the present state and the external input (x). Hence, in the diagram, the output is written outside the states, along with inputs. Sequence detector is of two types:

Overlapping

Non-Overlapping

In an overlapping sequence detector, the last bit of one sequence becomes the first bit of the next sequence. However, in a non-overlapping sequence detector, the last bit of one sequence does not become the first bit of the next sequence.

Examples:

For non-overlapping case

Input :0110101011001

Output:0000100010000

For overlapping case

Input :0110101011001

Output:0000101010000



**Applications of Sequence Detectors:**

1. In the decoding equipment to provide “flags” which indicate the beginning (or end) of a data block (e.g., a TV frame).
2. ALU, microprocessors and DSP.

**Design and implementation:**

1. Implement a sequence detector to detect the bit sequence of ..110… using Mealy Machine
2. Design a sequence detector to detect the bit sequence of ..110… using Moore Machine

**Procedure:**

1. Design Sequential circuit logic circuit as per given problem statement.
2. Connect the IC 74LS76 and other basic logic gate ICs as per diagram.
3. Give VCC supply and ground connection to each IC.
4. Give clock to all JK FFs.
5. Observe the output and verify the truth table.
6. Switch off the power supply of trainer kit.

**Conclusion: Thus we have designed and implemented Sequence Detector.**

**Post Lab Questions:**

1. What is Sequence Detector?
2. What does Arc/Arrow pointer in Mealy machine state diagram signify?
3. Sequence detector is a synchronous or asynchronous circuit? Comment

**Additional links for more information:**

* + - 1. https://www.youtube.com/watch?v=NDtOh3XClDc&list=RDCMUC640y4UvDAlya\_WOj5U4pfA&index=1
      2. <https://mddl-iitb.vlabs.ac.in/sequence_detector/index.html>
      3. <https://de-iitr.vlabs.ac.in/exp/truth-table-gates/theory.html>

